




# Millhone Block Diagram



01







4/10 change net from "TOUCH\_EN\_GPIO" to "3DCAM\_EN\_GPIO"  
3DCAM\_EN\_GPIO to control 3DCAM power

			<b>PROJECT : Millhone</b> Quanta Computer Inc.	
Size	Document Number			Rev
	SKL-Y CPU (DD/EDP)			A
Date:	Friday, August 28, 2015	Sheet	2	of 48










Model	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
Elpida 2G+2G=4G EDFA164A2MA-GD-F	0	0	0	0	0
Hynix 2G+2G=4G H9CCNNNBK1MLBR-NTD	0	0	0	0	1
Samsung 2G+2G=4G K3QF2F20EM-AGCF	0	0	0	1	0
Micron 4G+4G=8G EDFB164A1MA-GD-F	0	0	0	1	1
Hynix 4G+4G=8G H9CCNNNCPTMLBR-NTD	0	0	1	0	0




**PROJECT : Millhone**  
Quanta Computer Inc.

Size	Document Number	Rev
	<b>SKL-Y CPU (LPSS/ISH/HDA)</b>	<b>A</b>
Date:	Sunday, August 30, 2015	Sheet 5 of 48











**PROJECT : Millhone**  
Quanta Computer Inc.

Size	Document Number	Rev
	<b>SKL-Y CPU (PWR MANAGE)</b>	<b>A</b>
Date:	Friday, August 28, 2015	Sheet 8 of 48





**I'm from VIETNAM** **sualaptop365**






**I'm from VIETNAM** [sualaptop365](https://www.sualaptop365.com)

## Processor Strapping


	1	0	
CFG4 eDP Enable	DISABLED	ENABLED	CFG4 R11268 1K/F 2
SPKR / GPP_B14	ENABLED	DISABLED	5.20 AC2_SPK R11279 10K 2 +3V
GPIO0 MOSI / GPP_B16	ENABLED	DISABLED	5 No_Reboot R11271 10K 2 +3V
SMBALERT# / GPP_C2	ENABLED	DISABLED	Already Pull-high on Page.4
Boot BIOS Strap Bit / GPP_B22	LPC	SPI	(default:SPI)
SML0ALERT# / GPP_C5	ESPI	LPC	Already Pull-high on Page.4(default:LPC)
SML1ALERT# / PCHHOT# / GPP_B23			Already Pull-high on Page.6
SPI0_MOSI			Already Pull-high on Page.4
SPI0_MISO			Already Pull-high on Page.4
SPI0_IO2			Already Pull-high on Page.4
SPI0_IO3			Already Pull-high on Page.4
HDA_SDO/ I2S_TXDD	DISABLED	ENABLED	Already Pull-high on Page.5
DDPB_CTRLDATA / GPP_E19	ENABLED		Already Pull-high on Page.2
DDPC_CTRLDATA / GPP_E21	ENABLED		Already Pull-high on Page.2



## Security Flash Descriptors








```
SI-2 Modify
:delete the VTT termination
(CTRL , CKE ,CMD ,CLK)
```





SI-2 Modify  
:delete the VTT termination  
(CTRL , CKE ,CMD ,CLK)






## 4.2. INTERFACE CONNECTIONS

## PIN ASSIGNMENT

Pin	Symbol	Description
1	NC	No Connection (Reserved)
2	H_GND	High Speed Ground
3	LANE1_N	Complement Signal Link Lane 1
4	LANE1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	LANE0_N	Complement Signal Link Lane 0
7	LANE0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Channel
10	AUX_CH_N	Complement Signal Auxiliary Channel
11	H_GND	High Speed Ground
12	VCCS	Power Supply +3.3 V (typical)
13	VCCS	Power Supply +3.3 V (typical)
14	BIST	LCD Panel Self Test Enable
15	GND	Ground
16	GND	Ground
17	HPD	Hot Plug Detect
18	BL_GND	Backlight Ground
19	BL_GND	Backlight Ground
20	BL_GND	Backlight Ground
21	BL_GND	Backlight Ground
22	LED_EN	Backlight Enable Signal of LED Converter
23	LED_PWM	PWM Dimming Control Signal of LED Converter
24	NC	No Connection (Reserved)
25	NC	No Connection (Reserved)
26	LED_VCCS	Backlight Power
27	LED_VCCS	Backlight Power
28	LED_VCCS	Backlight Power
29	LED_VCCS	Backlight Power
30	NC	No Connection (Reserved)







**PROJECT : Millhone**  
Quanta Computer Inc.

Size	Document Number	Rev
	eDP	A
Date:	Friday, August 28, 2015	Sheet 14 of 48


# Chicony Camera (WFC,Rear 8M)

15

SI-2 modify Close to CN45






# Chicony Camera (UFC,Front 5M)



power plan check with TI 12/5


SI-2 modify Close to CN43




	<b>PROJECT : Millhone</b>		Rev <b>A</b>
	Quanta Computer Inc.		
	Size Custom	Document Number <b>SkyCamera/DMIC</b>	
Date: Friday, August 28, 2015		Sheet 15 of 48	



# Intel R200 3D camera




# CONN: M KEY MODULE: N/A








**PROJECT : Millhone**  
Quanta Computer Inc.

Size	Document Number	Rev
	<b>SSD (NGFF CONN)</b>	<b>A</b>
Date: Friday, August 28, 2015	Sheet 17	of 48





## 19






 <b>NB5</b> <b>HW</b>	<b>PROJECT : Millhone</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number <b>WWAN Conn &amp; SIM</b>	Rev <b>A</b>
Date: Friday, August 28, 2015		Sheet 19 of 48	



 NB5 HW	<b>PROJECT : Millhone</b> Quanta Computer Inc.		
	Size	Document Number	Rev
		NA	A
Date: Friday, August 28, 2015		Sheet 21 of 48	




### Volume BTN






## CCG1 Connections




### Apply and Check P/N & footprint

NEED Update FT 12/5



#### 4/2 add charger LED function



```
USB Type-C connector facing RX channel receiver equalization setting;  
Internal tied to VDD33/2, 3.3V I/O.  
CEQ =  
L: Programmable EQ level#1  
H: Programmable EQ level#2  
M: Programmable EQ level#3 (default)
```

```
DP Receiver equalization setting; Internal tied to VDD33/2, 3.3V I/O.
DPEQ =
L: Programmable EQ level#1
H: Programmable EQ level#2
M: Programmable EQ level#3 (default)
```

PS8740 Mode Selection			
SW2	SW1	SW0	
L	L	L	Chip Power Down
L	L	H	Chip Power Down
L	H	L	USB only on SS1 channels
L	H	H	USB only on SS2 channels
H	L	L	DP only; MLO on SSRX2
H	L	H	DP only; MLO on SSRX1
H	H	L	USB+2lanes DP/DP MLO on SSRX2
H	H	H	USB+2lanes DP/DP MLO on SSRX1

SSDE

R11473 4.7K/F 2

R11472 4.7K/F 2

V7\_V3.3A\_PCH


SSEQ

R11475 4.7K/F 2



R11474 4.7K/F 2

V7\_V3.3A\_PCH



## USB2.0 ESD



## Type C1\_HSIO\_ESD



## SI-2 Modify






**PROJECT : Millhone**  
Quanta Computer Inc.


Size	Document Number	Rev
	<b>VBUS Provider _1</b>	<b>A</b>
Date:	Friday, August 28, 2015	Sheet 26 of 48

## CCG1 Connections







## USB2.0\_ESD





## Type C2\_HSIO\_ESD




Check P/N & footprint

## SI-2 Modify








NB5  
HW

Size	Document Number	Rev
	<b>VBUS Provider_2</b>	<b>A</b>
Date:	Friday, August 28, 2015	Sheet 30 of 48


**PROJECT : Millhone**  
Quanta Computer Inc.

I'm from VIETNAM   sualaptop365

## Thermal Sensor(THM)




## Gyroscope (BMG160)




## E-compass/Magnetometer/Accelerometer (BMC150)


Keepout area is around 10mm

WR Address : 0x3C  
RD Address : 0x3D

## LID1 SENSOR




## LID2 SENSOR




4/9 change net from "LID2\_EC#\_R" to "LID\_EC#\_R"

I'm from VIETNAM sualaptop365



**Do Not add test pad on BATDIS\_G signal**




LDO3V   LDO3V 4,32,34,36,44,48





**PROJECT : Millhone**  
Quanta Computer Inc.


Size	Document Number	Rev
	<b>Charger (BQ24780)_45W</b>	<b>A</b>
Date:	Friday, August 28, 2015	Sheet 33 of 48



DDRID	LPDDR3
	1.2V
	GND



<b>PROJECT : Millhone</b> <b>Quanta Computer Inc.</b>	
Size	Document Number
	<b>System PMIC (TPS650832_2)</b>
Date: Friday, August 28, 2015	Rev <b>A</b>
Sheet 35	of 48




SHUTDOWN# SHUTDOWN# 31,32  
LDO3V LDO3V 4,32,33,34,44,48



**PROJECT : Millhone**  
**Quanta Computer Inc.**


Size	Document Number	Rev
NB5 HW	System PMIC (TPS650832_3)	A
Date: Friday, August 28, 2015	Sheet 36 of 48	







UFC_VDD_OUT	37
UFC_VDD_OUT_C7	
WFC_VDD_OUT	15, 37
WFC_VDD_OUT_G7	
WFC_VCM_OUT	15, 37
WFC_VCM_OUT_H4	
WFC_ANA_OUT	15, 37
WFC_ANA_OUT_B7	
WFC_S_IO_OUT	15, 37
WFC_S_IO_OUT_D7	
UFC_VIF_OUT	5, 15, 37
UFC_VIF_OUT_A6	
UFC_ANA_OUT	15


N18360651







14,33,34,35,36,38,39,40,48 +VIN  
4,32,33,34,36,44,48 LDO3V  
10,41 V12\_V0.85A



VccPRIM\_CORE


LP#	C1	C0	Vout
0	X	X	0.7
1	0	0	0.85
1	0	1	0.9
1	1	0	0.95
1	1	1	1.00

MODE


	VR rail	Resistor
M1	VCCIO	0
M2	PRIMCORE	Float
M3	EDRAM/EOPPIO	100K
M4	other	150K

V12\_V0.85A 10,41  
+VCC\_PRIM\_SRC


	<b>PROJECT : Millhone</b>		Rev <b>A</b>
	Quanta Computer Inc.		
	Size	Document Number	
	<b>+VCC_PRIM (NB681)</b>		
	Date: Friday, August 28, 2015	Sheet 41 of 48	




### For Wireless Charger








### For TypeC PORT1



### For TypeC PORT2





- +3V\_3DCAMERA 16,37
- +3V\_3DCAMERA\_S2 17
- +3V\_SATA 43
- +3V\_S2 43
- +WL\_VDD 18
- +3V\_WLAN 18
- +3V\_PANEL 14
- +3V\_LCDVCC 14
- V7\_V3.3A\_PCH 2,4,5,6,8,10,14,18,19,23,24,27,28,36,37,44
- V3.3A\_PCH\_S2 2,4,5,6,7,8,11,14,15,19,20,22,31,32,36,37,38,43
- +3V 2,4,5,6,7,8,11,14,15,19,20,22,31,32,36,37,38,43
- +3V\_S2 43
- +5V 20,43,45
- +5V\_S2 43
- +1.8V 15,20,36
- +1.8V\_S2 43


- 2,4,5,6,7,8,11,14,15,19,20,22,31,32,36,37,38,43 +3V
- 20,43,45 +3V
- 14,33,34,35,36,38,39,40,41,48 +VIN
- +3VS5
- +5VS5
- +3VLNVCC

**PROJECT : Millhone**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>Load switch IC (APL3523A)</b>	<b>A</b>
Date:	Friday, August 28, 2015	Sheet 43 of 48

I'm from VIETNAM sualaptop365

## PV Modify 0618




## SI-2 Modify 0420

<= 65usec full  
load ready  
TDC:0.16A

<= 65usec full  
load ready  
TDC:0.35A

## SI-2 Modify 0420

## PV Modify 0521




## PV Modify 0618

## 1A


## SI Modify

## PV RF Modify 0622



## PV Modify 0521

## PV Modify 0618




<= 65usec full  
load ready  
TDC:0.1A

+VCCST\_CPU

+VCCSFR

+VCCST\_CPU

+VCCSFR




**PROJECT : Millhone**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>Load switch IC (APL3523A)</b>	<b>A</b>
Date:	Friday, August 28, 2015	Sheet 44 of 48




## SCREW HOLE




## P-Sensor Spring


4/14 modify H2  
footprint to spad-re236x166np




## 7/16 add gnd pad for RF




## BOT SHIELDING PAD




## CLIP WLAN SHIELDING



## CLIP THERMAL SHIELDING



## 80 PORT



MV Modify\_0817


Input	RD	CP	D	Output	Q
SD	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

[1] H = HIGH voltage level;  
L = LOW voltage level;  
X = don't care.

Input	RD	CP	D	Output	Q <sub>n+1</sub>	Q <sub>n+1</sub>
SD	H	T	L	L	H	L
H	H	T	H	H	L	L

[1] H = HIGH voltage level;  
L = LOW voltage level;  
T = LOW-to-HIGH CP transition;  
Q<sub>n+1</sub> = state after the next LOW-to-HIGH CP transition.

Millhone Power up sequence



I'm from VIETNAM sualaptop365

